



Benetton_EDU(ZHNB) SHB ULT SYSTEM BLOCK DIAGRAM


01




REV
A

Haswell ULT (DDR3L)

Haswell Processor (DDR3L)



3 OF 19



4 OF 19

Quanta Computer Inc.
PROJECT : ZHNB


Size	Document Number	Rev
	Haswell 2/5 (DDR3 I/F)	A
Date:	Thursday, December 04, 2014	Sheet 3 of 39

Haswell ULT (SIDE BAND)

H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4~6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches


CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches



Haswell ULT (POWER)


VDDQ Output Decoupling Recommendations

330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity




12 OF 19

SVID



VCCST PWRGD



Quanta Computer Inc.
PROJECT : ZHNB

Size: Document Number: Haswell 4/5 (POWER) Rev A

Date: Thursday, December 04, 2014 Sheet 5 of 39



	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	




PROJECT : ZHNB


Size	Document Number Haswell 5/5 (CFG/GND)	Rev A
Date:	Thursday, December 04, 2014	Sheet 6 of 39

Haswell ULT PCH (PM)


07




PCH PM PU/PD



PCH PWROK



PLTRST# Buffer



4/22 modify, default is bypass PLTRST#




Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev
	PCH 1/6 (PM)	A


Date: Thursday, December 04, 2014 Sheet 7 of 39




RTC Circuitry (RTC)



HDA






PCH JTAG




ULT Strapping Table

Pin Name	Strap description	Sampled	Configuration	Note
GPIO81 (SPKR)	No reboot on TCO Timer expiration	PWROK	0 = Default enable (IPD 20K) 1 = Disable No-Reboot mode	[10,23]
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Default can program ME (IPD 20K) 1 = can't program ME	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	1 = Should be always pull-up	
GPIO66	Top-Block Swap override		0 = Default disable (IPD 30K) 1 = Enable TBS function	
GPIO86	Boot BIOS Strap Bit		0 = Default SPI (IPD 20K) 1 = LPC	
GPIO15	TLS (Transport layer security)		0 = Default enable w/o confidentiality (IPD 20K) 1 = Default enable with confidentiality	
CFG4	DP presence strap		0 = Enable an external display port is connected to the eDP 1 = disable	[6,13]
DSWVREN	Deep Sx well on the VR enable		1 = Should be always pull-up	[7]

Haswell ULT PCH (RTC/HDA/SATA/SPI)



PCH dual I/O SPI ROM



09








09



Haswell ULT PCH (GPIO,CPU/MISC,NCTF)

PCH GPIO PU/PD

10



GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.

PP3300_DSX

PP3300_PCH_SUS

PP3300_PCH

IMVP_PWRGD_3V

Q23 2N7002DW

WLAN_WAKE_L [19]

LTE_WAKE_L [21]

[5,32] VCORE_PG00D

74AUP1G07GW

U23

VCC

GND

NC

A

Y

5

4

3

2

1

+1.05V_VCCST

C249 0.1u/10V_4

R344 10K_4

PP3300_PCH

IMVP_PWRGD_3V [26]

Quanta Computer Inc.

PROJECT : ZHNB


PCH 4/6 (GPIO/MISC)

Rev A


Sheet 10 of 39

Thursday, December 04, 2014


Haswell ULT PCH (Power)




PCH VCCHSIO Power




VCCAPLL power



PCH HDA Power



Haswell ULT (GND)




Quanta Computer Inc.

PROJECT : ZHNB

PCH 6/6 (GND)



Size	Document Number	Rev
		A
Date:	Thursday, December 04, 2014	Sheet 12 of 39




20141021 Intel require modify ITP CN15 P9/P51 add PP1050_PCH_SUS, P50 PP1050_PGOOD change to VCCST_PWRGD.

www.laptoprepairsecrets.com

APS






Vendor	P/N	
Hynix	AKD5JGETW04	DDR3L 1600Mhz 4Gb
Ripida	AKD5JGST407	DDR3L 1600Mhz 4Gb
Micron	AKD5JGSTL10	DDR3L 1600Mhz 4Gb

MicronMT41K256M16HA-12S/E/AKD5JGSTL02 for proto board


www.laptoprepairsecrets.com




LVDS Power(LDS)




Touch Panel INT/RST(TPS)




CCD power(CCD)




LVDS(LDS)




CCD (CCD)



Touch Panel level shift(TPS)




LVDS CONN (follow zqk)
DFHS40FS095
DFHS40FS063
footprint gs12401-1011-40p-r-nh-sm



20140821 Reserve C393 capacitor.
20141125 Change R361 to un-stuff.
because no touch panel.

www.laptoprepairsecrets.com

Debug Port(DBG)




Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev A
Google Debug		
Date:	Thursday, December 04, 2014	Sheet 17 of 39

HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




18


HDMI DDC (HDM)




EMI (EMC)




HDMI-detect (HDM)







Quanta Computer Inc.
PROJECT : ZHNB

Size	Document Number	Rev A
HDMI		
Date:	Thursday, December 04, 2014	Sheet 18 of 39




20140820 On board IC change to same as ZS8 connector
 20140822 Return to another wifi onboard module 7260SDW
 20140826 Change wifi onboard module 7260SDW footprint
 20140909 Change wifi onboard module 7260SDW footprint
 20141014 Change wifi onboard module 7260SDW PN.


NGFF SSD connector. San Disk SSD Card.



20141126 EOD parts, change PN.




NGFF 3G connector



MultiMedia SIM (MNC)

<Layout Notes> Keep USIM signals max length within 8000mils.




TPM (TPM)

20141201 Change TPM power.

4 x100nF (place close to device VDD/GND pins)

PP3300_PCH

22



Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev A
------	-----------------	-------

TPM SLB9655 / LED


Date: Thursday, December 04, 2014 Sheet 22 of 39

Codec(ADO)




Grounding circuit(ADO)


23




INT MIC array



Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker


footprint 88266-040xx-xxx-4p-1




Codec PWR 3V/1.5V(ADO)





HEADPHONE/Mic combo(ADO)




www.laptoprepairsecrets.com




HOLELESS RESET 2-CHIP(KBC)




TOUCHPAD BOARD CONN (TPD)




CPU FAN1 (THM)







USB3.0(USB)




Lid Switch (HSR)




HOLE(OTH)




BATT Enable short pad




ROM WP#




EMI Cap




Thermal Sensor(THM)



Light sensor & TP (SER)



FUNCTION DB




HSR	+3VPCU
	LID_OPEN_L
	GND
LED	LED x 4
	GND
USB	+3V x 2
	GND x 2
	USBP0+
	USBP0-
CR	CR_DET
	+3V x 2
	USBP6+
	USBP6-
	GND x 2

footprint 88511-20p-1
DFFC20FR043

Quanta Computer Inc.
PROJECT : ZHNB

Size Document Number
DB/ALS/Thermal sensor

Date: Thursday, December 04, 2014 Sheet 28 of 39



TDC : 0.75A
PEAK : 1A
Width : 40mil

TDC : 0.38A
PEAK : 0.5A
Width : 20mil

+DDR_VTT_RUN

Greater than or equal 40mil

20141201
Capacitor 4.7uF Change to 10uF.

1.35 Volt +/- 5%
TDC : 3.35A
PEAK : 4.46A
OCP : 6A
Width : 140mil

Close to output cap

Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge

	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (main on off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF


OCP=6A
L ripple current
= $(19-1.35)*1.35/(3.3u*400k*19)$
=0.95A
Vtrip=[$6-(0.95/2)$]*14mohm
=0.07735V
Rlimit= $0.07335/10uA*8=61.88Kohm$



Quanta Computer Inc.

PROJECT : ZHNB


Size Document Number
DDR 1.35V(TPS51216)
Date: Thursday, December 04, 2014 Sheet 30 of 39



OCP=6A
L ripple current
= $(19-1.05) \times 1.05 / (3.3 \times 290 \times 19)$
=1.036A
Vtrip= $[6 - (1.036/2)] \times 14 \text{mohm}$
=0.0767V
Rlimit= $0.0767 / 10 \mu\text{A} \times 8 = 61.36 \text{Kohm}$

www.laptoprepairsecrets.com

place at PQ37 area






Quanta Computer Inc.


PROJECT : ZHNB

Size	Document Number	Rev
	+1.05V(TPS51211)	A

Date: Thursday, December 04, 2014 Sheet 31 of 39






**OCP:5A**

$L(\text{ripple current}) = (9-5) \cdot 5 / (2.2 \mu \cdot 0.3 \text{M} \cdot 9) = 3.367 \text{A}$
 $I_{\text{ocp}} = 5 - (3.367/2) = 3.316 \text{A}$
 $V_{\text{th}} = (3.316 \text{A} \cdot 14 \text{m}\Omega) + 1 \text{mV} = 47.43 \text{mV}$
 $R(\text{Ilim}) = (47.43 \text{mV} \cdot 8) / 10 \mu \text{A} = 37.94 \text{K}$

OCP:8A



$L(\text{ripple current}) = (9-3.3) \cdot 3.3 / (2.2 \mu \cdot 0.355 \text{M} \cdot 9) \sim 2.676 \text{A}$
 $I_{\text{ocp}} = 8 - (2.676/2) = 6.662 \text{A}$
 $V_{\text{th}} = (6.662 \text{A} \cdot 14 \text{m}\Omega) + 1 \text{mV} = 94.27 \text{mV}$
 $R(\text{Ilim}) = (94.27 \text{mV} \cdot 8) / 10 \mu \text{A} = 75.41 \text{K}$



[7,13,26,30,31,33] PCH_SLP_S3_L PCH_SLP_S3_L PR166 *Short_4 PCH_SLP_S3_L_R

[26] PP3300_DX_EN PP3300_DX_EN PR167 *Short_4 PP3300_DX_EN_R

[10,19,26] PP3300_WLAN_EN PP3300_WLAN_EN PR168 *Short_4 PP3300_WLAN_EN_R





4/24 modify

[7,26] PCH_SLP_SUS_L R115 *Short_4 PCH_SLP_S5_L_R

[7,13,26,30] PCH_SLP_S5_L R112 *0.4

www.laptoprepairsecrets.com





www.laptoprepairsecrets.com